Energy-Efficient Instruction Dispatch Buffer Design for Superscalar Processors
Gurhan Kucuk, Kanad Ghose, Dmitry Ponomarev, Peter M. Kogge
Proceedings of Int'l. Conf. on Low Power Electronics and Design (ISLPED'01)
i>,
Huntington Beach, CA, August 2001, pp.237-242.
Abstract
The instruction dispatch buffer (DB, also known as an issue queue) used in modern superscalar processors is a considerable source of energy dissipation. We consider design alternatives that result in significant reductions in the power dissipation of the DB (by as much as 60%) through the use of: (a) fast comparators that dissipate energy mainly on a tag match, (b) zero byte encoding of operands to imply the presence of bytes with all zeros and, (c) bitline segmentation. Our results are validated by the execution of SPEC 95 benchmarks on true hardware level, cycle-by-cycle simulator for a superscalar processor and SPICE measurements for actual layouts of the DB and its variants in a 0.5 micron CMOS process.
Back to Main